JPH021864Y2 - - Google Patents
Info
- Publication number
- JPH021864Y2 JPH021864Y2 JP1983146505U JP14650583U JPH021864Y2 JP H021864 Y2 JPH021864 Y2 JP H021864Y2 JP 1983146505 U JP1983146505 U JP 1983146505U JP 14650583 U JP14650583 U JP 14650583U JP H021864 Y2 JPH021864 Y2 JP H021864Y2
- Authority
- JP
- Japan
- Prior art keywords
- plating
- partial
- masking device
- plated
- partial plating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Chemically Coating (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14650583U JPS6052964U (ja) | 1983-09-21 | 1983-09-21 | 部分めっき用マスキング装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14650583U JPS6052964U (ja) | 1983-09-21 | 1983-09-21 | 部分めっき用マスキング装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6052964U JPS6052964U (ja) | 1985-04-13 |
JPH021864Y2 true JPH021864Y2 (en]) | 1990-01-17 |
Family
ID=30326085
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14650583U Granted JPS6052964U (ja) | 1983-09-21 | 1983-09-21 | 部分めっき用マスキング装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6052964U (en]) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5957566U (ja) * | 1982-10-06 | 1984-04-14 | 凸版印刷株式会社 | 部分めつき用マスク板 |
-
1983
- 1983-09-21 JP JP14650583U patent/JPS6052964U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6052964U (ja) | 1985-04-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4867839A (en) | Process for forming a circuit substrate | |
EP0582052A1 (en) | Low profile overmolded semiconductor device and method for making the same | |
US4969257A (en) | Transfer sheet and process for making a circuit substrate | |
US4675786A (en) | Flexible circuit board and method of making the same | |
EP0427265B1 (en) | Electronic part mounting board and method of manufacturing the same | |
EP0843357A1 (en) | Method of manufacturing a grid array semiconductor package | |
US4564423A (en) | Permanent mandrel for making bumped tapes and methods of forming | |
US5406119A (en) | Lead frame | |
JPH0642503B2 (ja) | 高密度集積回路の支持体とその製造方法 | |
JPH021864Y2 (en]) | ||
GB1522408A (en) | Gang bonding interconnect tape for semiconductive devices and method of making same | |
JP2925609B2 (ja) | 半導体装置の製造方法 | |
US20070119911A1 (en) | Method of forming a composite standoff on a circuit board | |
JPS5814621Y2 (ja) | プリント配線基板 | |
JPS63132499A (ja) | 回路基板の製造方法 | |
JP2827472B2 (ja) | スルーホールプリント配線基板の製造方法 | |
JP3207266B2 (ja) | 回路部品搭載用端子を備えた回路配線基板の製造法 | |
JPH0563941B2 (en]) | ||
JPH05335438A (ja) | リードレスチップキャリア | |
JPS587897A (ja) | 回路配線板の製造方法 | |
JPS5815957B2 (ja) | 接点付プリント配線基板の製造方法 | |
JPS6240749A (ja) | ピングリツドアレイ | |
JP2700257B2 (ja) | 配線基板付きリードフレームとその製造方法 | |
JPS6240754A (ja) | ピングリッドアレイ | |
JPS63168075A (ja) | スル−ホ−ル印刷配線板の製造方法 |